



REVISION HISTORY
IF IN DOUBT ASK

1. Design Revision V1.0: Initial design
28 November 2016

A

A

B


B


C










C

D

D

 Toradex Swiss. Embedded. Computing.			<i>Toradex AG</i> Allsagenstrasse 5 Horw 6048 Switzerland	
			Title: Colibri VFXx 2nd Ethernet	
Size: A3	Number: 1	Revision: V1.0		
Date: 11/28/2016	Time: 3:05:07 PM	Sheet 1 of 4		
File: Revision History.SchDoc				





STRAPPING (KS28041NL)

Pin	Strapping Function
26 - COL / CONFIG0	0 - MII (int. pull down)
20 - RXER / RX_ER / ISO	1 - RMI
31 - LED1 / SPEED	0 - Chip Enabled (int. pull up)
16 - RXD0 / RXD0[0] / DUPLEX	0 - Full Duplex
30 - LED0 / NWAYEN	0 - ISOLATE_enabled
	0 - 10 Mbps
	1 - 100 Mbps (int. pull up)
	0 - Full Duplex
	1 - Half Duplex (int. pull up)
	0 - Disable Auto-Negotiation
	1 - Enable Auto-Negotiation (int. pull up)

Note for layout consideration:
R1, R2, R3, R4, R5, R6, R7 : Place them close to SODIMM pins
R10, R11, R13, R14 : Place them close to KS28041NL



Title Colibri VFixx 2nd Ethernet		Toradex AG Altsengstrasse 5 Horn 6048 Switzerland	
Size: A3	Number: 3	Revision: V1.0	
Date: 11/28/2016	Time: 3:05:08 PM	Sheet 3 of 4	
File: Colibri VFixx 2nd Ethernet.SchDoc			

